Comparing the results of BRT active priority and fixed timing simulation, it is effective to reduce BRT delay by active priority strategies application.

In comparison with the dynamic gate-level timing simulation, application of STA can satisfy the requirement of verification with high efficiency and performance.

实践表明，随着数字设计复杂度的增加，在后端的时序验证环节，与传统的动态门级时序仿真相比，采用STA方法的优势在于可以全面、高效地完成验证任务。

互联网摘选

Lastly, timing simulation and performance analyzing are provided according to the actual application. The simulation results prove the design is right and has high performance.

最后，结合地面网关的具体应用，给出了相关的时序仿真与性能分析，时序仿真和验证结果表明论文中所给出的设计方案能够正确完成地面网关的AAL5适配功能，性能良好，达到预期目标。

互联网摘选

Then, we carry out the timing simulation after the logic synthes and layout.

再通过逻辑综合，经过布局、布线，完成时序后仿真。

互联网摘选

The functional verification of this design includes functional simulation, timing simulation, board-level debugging, and system testing.

验证流程是功能仿真、时序仿真、板级调试，最终通过系统测试，验证了该设计的功能。

互联网摘选

Timing simulation of circuit being processed on the MAX+ PLUS ⅱ and testing the download.

用MAX+PLUSⅡ软件进行了电路时序仿真分析，并进行了下载测试。

互联网摘选

Finally, by analyzing the results of timing simulation, it validates the practicality of synchronous circuit.

最后通过对位、帧同步电路的时序仿真结果分析，验证了同步电路的实用性。

互联网摘选

Finally, the detail of each module with testing data results and the timing simulation waveform is explained.

其次给出了测试平台的搭建、实现结果及时序仿真波形图。

互联网摘选

And timing simulation verified the validity of IP cores with signal delay.

时序仿真验证了IP核存在时间延时后的有效性，进一步分析验证IP核。

互联网摘选

The result of waveform timing simulation is consistent with what we want to get.

并经过波形仿真，所得到的结果与预先设计的要求达到一致。

互联网摘选

On this basis, the article gives the design and timing simulation of main function modules.

在此基础上，文章给出了主要功能模块的具体设计和时序仿真结果。

互联网摘选

Review of Fast Timing Simulation Techniques for Deep Submicron Integrated Circuits

深亚微米集成电路的快速时域仿真技术

互联网摘选

At last it shows the results of synthesis and timing simulation diagram.

最后给出了相应的综合结果和时序仿真图。

互联网摘选

An FPGA based hardware scheme with performance analysis and timing simulation is presented.

然后提出了基于FPGA的系统硬件实现方案，并给出了基于该方案的性能分析、具体实现方案及时序仿真结果；

互联网摘选

And the design is proved by timing simulation.

经过时序仿真，验证了帧处理设计的正确性。

互联网摘选

The timing simulation and platform show the validity of the design.

通过时序仿真和硬件平台，验证了设计的正确性。

互联网摘选

Function Simulation and Timing Simulation Based on FPGA Design

基于FPGA设计的功能仿真和时序仿真

互联网摘选

Using the microcontroller and some supplementary circuits, we designed the programmable timing system, and it can provide all kinds of timing signals which can be provided with high accuracy and reliability.

使用单片机计算机及其一些辅助电路，设计了可编程定时系统，从而获得了精确度高、可靠性强的各种时间信号的输出。

互联网摘选

When timing receivers receive long and short wave timing signals separately to synchronize time, using cycle identification techniques to identify a specific cycle is necessary.

当授时接收机接收长、短波授时信号来进行时间同步时，要求通过周期识别技术识别出一个特定的周期。

互联网摘选

This method utilizes and improves the random number generation function provided by verilog to generate a set of random vectors, which approximately obey Gauss distribution. Simulation on the module can be carried out by imitating the real timing of the input signals.

利用Verilog提供的随机数生成函数，并对其加以改进，生成一组近似高斯分布的随机向量，仿效输入信号的真实行为对模块进行仿真。

互联网摘选

Chapter 5 and 6 are the realization of data input module and data output module, which includes module partition, inner structure of submodules and the timing relationship of main signals.

第五章和第六章分别阐述了数据输入模块和数据输出模块的具体实现，包括模块划分、子模块的内部结构以及主要信号之间的时序关系。

互联网摘选