Not only can the switch be used as a timing switch, but also be used as an ordinary switch.

Using The Authorware 6.0 to Realize The Timing Switch of Image or Other Media Material

用Authorware6.0实现辅助图片等媒体素材的自动定时切换

互联网摘选

After that, the implementation by FPGA and the related timing simulation are introduced in details and the results of circuit-level testing for the forwarding engine are analysed aslo.

在这些设计思想的指导下，本文给出了转发引擎中关键模块的FPGA实现并进行了时序仿真验证，分析了转发引擎电路的测试结果。

互联网摘选

Finally, the timing simulation, the frequency center of gravity implemented by FPGA is given. Based on practicality, two solutions are introduced, one from hardware and the other from software.

最后通过FPGA的硬件时序仿真，验证了频谱重心法的有效性。在基于实用的情况下，提出了两种解决方法，其中一种通过硬件时序设计完成，另一种则是进行软件拼接。

互联网摘选

Firstly, do the programme design, the functional simulation and the timing simulation in the software of FPGA. Secondly, the most important thing is to debug on the hardware platform.

首先在FPGA的软件中进行程序设计和功能、时序的仿真，当仿真验证通过之后，重点是在硬件平台上进行调试。

互联网摘选

With research of the implementation of linear CCD drive impulse by VHDL and logical design principle, VHDL programming of drive impulse and the timing simulation of waveform are provided.

通过对超高速硬件描述语言VHDL实现线阵图像传感器CCD驱动脉冲方法及逻辑设计原理的研究，完成了驱动脉冲的VHDL程序设计和时序仿真。

互联网摘选

After the timing simulation, debugging on board was finished, which proved that the algorithm is realizable on hardware and indicated that the algorithm is effective and usable.

后仿真结束后通过了板级调试，证明了该算法硬件可实现性，表明了该算法的有效性和实用性。

互联网摘选

The design, with Verilog HDL, realizes the IP core on FPGA after the steps of synthesis, placing, routing, functional simulation and timing simulation.

设计使用Verilog语言，对设计的十六位单片机IP进行综合、布局布线、功能仿真和时序仿真后，进行FPGA实现。

互联网摘选

The emphasis is placed on the use of VHDL logic synthesis for optimization of the multiplier. Xilinx FPGA implementation, functional and timing simulation are performed.

重点是运用VHDL逻辑综合优化该乘法器，并进行了乘法器的XILINX FPGA实现、功能仿真和时序仿真。

互联网摘选

The result of the timing simulation shows that we can easily realize the data transfer and the intercommunication between PC and FPGA by using the PCI local bus controller.

仿真结果说明，采用该PCI局部总线控制器可以很方便地实现PC机和FPGA之间的数据流传输，并能很好地完成PC和FPGA间的交互通信功能。

互联网摘选

With the establishing of verification and test platform for SDH chip, We realize the function simulation, timing simulation and performance test of the IP soft-core.

通过建立SDH芯片验证平台和SDH芯片测试平台，实现IP软核的功能仿真、时序仿真和芯片性能测试。

互联网摘选

Verilog HDL coding, functionality and timing simulation for all the module of the digital PLL. 4. Hardware design of the system.

编写Verilog hdl代码，并完成锁相环各个模块的功能与时序仿真。4.详细介绍系统硬件电路板设计。

互联网摘选

Comparing the results of BRT active priority and fixed timing simulation, it is effective to reduce BRT delay by active priority strategies application.

通过对比主动优先和固定配时的仿真结果表明，BRT主动优先能有效地减少BRT延误。

互联网摘选

In comparison with the dynamic gate-level timing simulation, application of STA can satisfy the requirement of verification with high efficiency and performance.

实践表明，随着数字设计复杂度的增加，在后端的时序验证环节，与传统的动态门级时序仿真相比，采用STA方法的优势在于可以全面、高效地完成验证任务。

互联网摘选

Lastly, timing simulation and performance analyzing are provided according to the actual application. The simulation results prove the design is right and has high performance.

最后，结合地面网关的具体应用，给出了相关的时序仿真与性能分析，时序仿真和验证结果表明论文中所给出的设计方案能够正确完成地面网关的AAL5适配功能，性能良好，达到预期目标。

互联网摘选

Then, we carry out the timing simulation after the logic synthes and layout.

再通过逻辑综合，经过布局、布线，完成时序后仿真。

互联网摘选

The functional verification of this design includes functional simulation, timing simulation, board-level debugging, and system testing.

验证流程是功能仿真、时序仿真、板级调试，最终通过系统测试，验证了该设计的功能。

互联网摘选

Timing simulation of circuit being processed on the MAX+ PLUS ⅱ and testing the download.

用MAX+PLUSⅡ软件进行了电路时序仿真分析，并进行了下载测试。

互联网摘选

Finally, by analyzing the results of timing simulation, it validates the practicality of synchronous circuit.

最后通过对位、帧同步电路的时序仿真结果分析，验证了同步电路的实用性。

互联网摘选

Finally, the detail of each module with testing data results and the timing simulation waveform is explained.

其次给出了测试平台的搭建、实现结果及时序仿真波形图。

互联网摘选

And timing simulation verified the validity of IP cores with signal delay.

时序仿真验证了IP核存在时间延时后的有效性，进一步分析验证IP核。

互联网摘选